

## STL11N4LLF5

# N-channel 40 V, 9.1 mΩ typ., 15 A STripFET™V Power MOSFET in a PowerFLAT™ 3.3 x 3.3 package

Datasheet - production data

#### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max	I <sub>D</sub>
STL11N4LLF5	40 V	$9.7~\mathrm{m}\Omega$	15 A

- Low gate charge
- Very low on-resistance
- High avalance ruggedeness

#### **Applications**

■ Switching applications

#### **Description**

This device is an N-channel Power MOSFET developed using STMicroelectronics' STripFET™V technology. The device has been optimized to achieve very low on-state resistance, contributing to a FOM that is among the best in its class.




Figure 1. Internal schematic diagram




Table 1. Device summary

Order code	Marking	Package	Packaging
STL11N4LLF5	11N4LLF5	PowerFLAT™ 3.3 x 3.3	Tape and reel

Contents STL11N4LLF5

#### **Contents**

1	Electrical ratings	. 3
2	Electrical characteristics	. 4
	2.1 Electrical characteristics (curves)	. 6
3	Test circuits	. 8
4	Package mechanical data	. 9
5	Revision history	13

STL11N4LLF5 Electrical ratings

## 1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	40	V
V <sub>GS</sub>	Gate-source voltage	± 20	V
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>pcb</sub> = 25 °C	11	Α
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>pcb</sub> =100 °C	6.8	Α
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	44	Α
P <sub>TOT</sub> <sup>(3)</sup>	Total dissipation at T <sub>C</sub> = 25 °C	50	W
P <sub>TOT</sub> <sup>(1)</sup>	Total dissipation at T <sub>pcb</sub> = 25 °C	2.9	W
	Derating factor (3)	0.4	W/°C
T <sub>J</sub> T <sub>stg</sub>	Operating junction temperature storage temperature	-55 to 150	°C

<sup>1.</sup> The value is rated according Rthj-pcb

Table 3. Thermal resistance

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	2.5	°C/W
R <sub>thj-pcb</sub> (1)	Thermal resistance junction-pcb	42.8	°C/W
R <sub>thj-pcb</sub> (2)	Thermal resistance junction-pcb	63.5	°C/W

<sup>1.</sup> When mounted on FR-4 board of 1inch $^2$  , 2oz Cu, t < 10sec

<sup>2.</sup> Pulse width limited by safe operating area.

<sup>3.</sup> The vaule is rated according Rthj-c

<sup>2.</sup> Steady state

Electrical characteristics STL11N4LLF5

### 2 Electrical characteristics

(T<sub>CASE</sub>=25°C unless otherwise specified)

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$I_D = 250 \mu\text{A},  V_{GS} = 0$	40			V
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = 40 V, V <sub>DS</sub> = 40 V, T <sub>C</sub> =125 °C			1 10	μA μA
I <sub>GSS</sub>	Gate body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 20 V			±100	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	1		2.5	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	$V_{GS}$ = 10 V, $I_{D}$ = 5.5 A $V_{GS}$ = 4.5 V, $I_{D}$ = 5.5 A		9.1 10.6	9.7 12	$m\Omega$

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	V <sub>DS</sub> =25 V, f=1 MHz, V <sub>GS</sub> =0		1570 257 32		pF pF pF
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total gate charge Gate-source charge Gate-drain charge	$V_{DD}$ =15 V, $I_{D}$ = 11 A $V_{GS}$ =4.5 V (see Figure 14)		12.9 3.9 5.3		nC nC nC
R <sub>G</sub>	Gate input resistance	f=1 MHz Gate DC Bias = 0 Test signal level = 20 mV I <sub>D</sub> =0	0.5	1.5	2.5	Ω

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$t_{ m d(on)} \ t_{ m r} \ t_{ m d(off)} \ t_{ m f}$	Turn-on delay time Rise time Turn-off delay time Fall time	$V_{DD}$ =15 V, $I_{D}$ = 5.5 A, $R_{G}$ =4.7 $\Omega$ , $V_{GS}$ =4.5 V (see Figure 13)	1	14 42 37 5.2	-	ns ns ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		11	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		44	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> =11 A, V <sub>GS</sub> =0	-		1.1	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse recovery time Reverse recovery charge Reverse recovery current	$I_{SD}$ =11 A, di/dt = 100 A/ $\mu$ s, $V_{DD}$ =20 V, Tj=150 °C (see Figure 18)	-	27.2 24.5 1.8		ns nC A

<sup>1.</sup> Pulse width limited by safe operating area.


<sup>2.</sup> Pulsed: pulse duration=300  $\mu$ s, duty cycle 1.5%

Electrical characteristics STL11N4LLF5

### 2.1 Electrical characteristics (curves)

Figure 2. Safe operating area


Figure 3. Thermal impedance



K  $\delta = 0.5$  0.05 0.02 0.02 0.02 0.01 0.05 0.02 0.02 0.01 0.05 0.02 0.01 0.05 0.02 0.01 0.05 0.02 0.01 0.05 0.02 0.01 0.05 0.02 0.01 0.05 0.02 0.01 0.05 0.02 0.01 0.05 0.02 0.01 0.05 0.02 0.01 0.05 0.02 0.01 0.05 0.02 0.01 0.05 0.02 0.01 0.05 0.02 0.01 0.05 0.02 0.01 0.05 0.02 0.01 0.05 0.02 0.01 0.05 0.02 0.01 0.05 0.02 0.01 0.02 0.

Figure 4. Output characteristics

Figure 5. Transfer characteristics








Figure 6. Normalized B<sub>VDSS</sub> vs temperature

Figure 7. Static drain-source on-resistance





AM06255v1 AM06256v1 Vgs (V) (pF) VDD=15V 12 ID=18A 2510 10 2010 Ciss 8 1510 6 1010 4 510 2 Coss 10 **L** 0 25 Qg(nC) 5 10 15 20 10 20 30 V<sub>DS</sub>(V)

Figure 8. Gate charge vs gate-source voltage Figure 9. Capacitance variations

Figure 10. Normalized gate threshold voltage Figure 11. Normalized on-resistance vs vs temperature temperature





Figure 12. Source-drain diode forward characteristics



Test circuits STL11N4LLF5

#### 3 Test circuits

Figure 13. Switching times test circuit for resistive load

Figure 14. Gate charge test circuit




Figure 15. Test circuit for inductive load switching and diode recovery times

Figure 16. Unclamped inductive load test circuit





Figure 17. Unclamped inductive waveform

Figure 18. Switching time waveform



## 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK<sup>®</sup> is an ST trademark.

Table 8. PowerFLAT™ 3.3 x 3.3 mechanical data

Dim.		mm	
Dilli.	Min.	Тур.	Max.
А	0.80	0.90	1.00
A1	0		0.05
A3		0.20	
b	0.23		0.38
D	3.20	3.30	3.40
D2	2.50		2.75
E	3.20	3.30	3.40
E2	1.25		1.50
е		0.65	
L	0.30		0.50




Figure 19. PowerFLAT™ 3.3 x 3.3 drawing




Figure 20. PowerFLAT™ 3.3 x 3.3 recommended footprint

**577** 

STL11N4LLF5 Revision history

# 5 Revision history

Table 9. Document revision history

Date	Revision	Changes
19-Feb-2013	1	First release

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

14/14 Doc ID 024286 Rev 1