



SINGLE P-CHANNEL ENHANCEMENT MODE FIELD EFFECT TRANSISTOR

Features

- High Cell Density DMOS Technology
- Low On-State Resistance
- High Power and Current Capability
- Fast Switching Speed
- High Transient Tolerance



SO-8		
Dim	Min	Max
A	3.94	4.19
B	3.20	3.40
C	0.381	0.495
D	2.67	3.05
E	0.89	1.02
G	0.527	0.679
J	0.41 Nominal	
K	0.94	1.09
L	0.025	0.152
M	4.37	4.62
N	4.39	4.70
P	0.939 Nominal	

All Dimensions in mm

Mechanical Data

- SO-8 Plastic Case
- Terminal Connections: See Outline Drawing and Internal Circuit Diagram above

Maximum Ratings @ $T_A = 25^\circ\text{C}$ unless otherwise specified

Characteristic	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	-20	V
Gate-Source Voltage	V_{GSS}	± 20	V
Drain Current Note 1a Continuous @ $T_A = 25^\circ\text{C}$ Note 1a Continuous @ $T_A = 70^\circ\text{C}$ Pulsed @ $T_A = 25^\circ\text{C}$	I_D	± 4.3 ± 3.3 ± 20	A
Maximum Power Dissipation Note 1a Note 1b Note 1c	P_d	2.5 1.2 1.0	W
Operating and Storage Temperature Range	T_j, T_{STG}	-55 to +150	$^\circ\text{C}$

Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal Resistance, Junction-to-Ambient Note 1a	$R_{\Theta JA}$	50	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction-to-Case Note 1	$R_{\Theta JC}$	25	$^\circ\text{C}/\text{W}$

Notes: 1. $R_{\Theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance ($R_{\Theta JC} + R_{\Theta CA}$) where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\Theta JC}$ in this instance is $25^\circ\text{C}/\text{W}$ but is dependent on the specific circuit board thermal design.

1a. With 1 in² of 2 oz. copper mounting pad $R_{\Theta JA} = 50^\circ\text{C}/\text{W}$.

1b. With 0.04 in² of 2 oz. copper mounting pad $R_{\Theta JA} = 105^\circ\text{C}/\text{W}$.

1c. With 0.006 in² of 2 oz. copper mounting pad $R_{\Theta JA} = 125^\circ\text{C}/\text{W}$.

Electrical Characteristics

@ $T_A = 25^\circ\text{C}$ unless otherwise specified

Characteristic	Symbol	Min	Typ	Max	Unit	Test Condition
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage	BV_{DSS}	-20	—	—	V	$V_{\text{GS}} = 0\text{V}, I_D = -25\text{\mu A}$
Zero Gate Voltage Drain Current $T_J = 55^\circ\text{C}$	I_{DSS}	—	—	-2.0 -25	μA	$V_{\text{DS}} = -16\text{V}, V_{\text{GS}} = 0\text{V}$
Gate-Body Leakage, Forward	I_{GSSF}	—	—	100	nA	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$
Gate-Body Leakage, Reverse	I_{GSSR}	—	—	-100	nA	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$
ON CHARACTERISTICS (Note 2)						
Gate Threshold Voltage $T_J = 125^\circ\text{C}$	$V_{\text{GS(th)}}$	-0.5 -0.85	-1.65 —	-3.0 -2.6	V	$V_{\text{DS}} = V_{\text{GS}}, I_D = -250\mu\text{A}$
Static Drain-Source On-Resistance $T_J = 125^\circ\text{C}$	$R_{\text{DS (ON)}}$	—	0.053 0.075 0.080 0.120	0.10 0.15 0.16 0.24	Ω	$V_{\text{GS}} = -10\text{V}, I_D = -2.0\text{A}$ $V_{\text{GS}} = -10\text{V}, I_D = -2.0\text{A}$ $V_{\text{GS}} = -4.5\text{V}, I_D = -2.0\text{A}$ $V_{\text{GS}} = -4.5\text{V}, I_D = -2.0\text{A}$
On-State Drain Current			-2.0 -5.0	—	A	$V_{\text{GS}} = -10\text{V}, V_{\text{DS}} = -5.0\text{V}$ $V_{\text{GS}} = -4.5\text{V}, V_{\text{DS}} = -5.0\text{V}$
Forward Transconductance	g_{FS}	—	9.0	—	mS	$V_{\text{DS}} = -15\text{V}, I_D = -4.3\text{A}$
DYNAMIC CHARACTERISTICS						
Input Capacitance	C_{iss}	—	1425	—	pF	$V_{\text{DS}} = -10\text{V}, V_{\text{GS}} = 0\text{V}$ $f = 1.0\text{MHz}$
Output Capacitance	C_{oss}	—	850	—	pF	
Reverse Transfer Capacitance	C_{rss}	—	430	—	pF	
SWITCHING CHARACTERISTICS (Note 2)						
Turn-On Delay Time	$t_{\text{D(ON)}}$	—	17	30	ns	$V_{\text{DD}} = -10\text{V}, I_D = -1.0\text{A}$ $V_{\text{GEN}} = -10\text{V}, R_{\text{GEN}} = 6.0\Omega$
Turn-On Rise Time	t_r	—	24	80	ns	
Turn-Off Delay Time	$t_{\text{D(OFF)}}$	—	56	200	ns	
Turn-Off Fall Time	t_f	—	30	200	ns	
Total Gate Charge	Q_g	—	—	40	nC	$V_{\text{DS}} = -10\text{V}, I_D = -4.3\text{A}$. $V_{\text{GS}} = -10\text{V}$
Gate-Source Charge	Q_{gs}	—	—	5.0	nC	
Gate-Drain Charge	Q_{gd}	—	—	25	nC	
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS						
Max Continuous Drain-Source Diode Forward Current	I_s	—	—	-2.2	A	
Drain-Source Diode Forward Voltage	V_{SD}	—	-0.78	-1.6	V	$V_{\text{GS}} = 0\text{V}, I_s = -1.25\text{A}$ (Note 2)
Reverse Recovery Time	t_{rr}	—	—	80	ns	$V_{\text{GS}} = 0\text{V}, I_F = -1.25\text{A}$, $dI_F/dt = 100\text{A}/\mu\text{s}$

Notes: 2. Pulse Test: Pulse width $\leq 300\text{ }\mu\text{s}$, duty cycle $\leq 2\%$.




Fig. 1, On-Region Characteristics




Fig. 2, On-Resistance vs Gate Voltage & Drain Current




Fig. 3, On-Resistance vs Junction Temperature




Fig. 4, Transfer Characteristics




Fig. 5, Maximum Safe Operating Area




Fig. 6, Typical Normalized Transient Thermal Impedance Curves

Remark: Thermal characterization performed under conditions of Note 1c. Better thermal design such as shown in Notes 1a and 1b or 1d will offer lower R_{EJA} values and allow junction to reach thermal equilibrium sooner.