


HEXFET® Power MOSFET

- Application Specific MOSFETs
- Ideal for Synchronous Rectification in Isolated DC-DC Converters
- Low Conduction Losses
- Low Switching Losses
- Low Profile (<0.7 mm)
- Dual Sided Cooling Compatible
- Compatible with existing Surface Mount Techniques

<b>V<sub>DSS</sub></b>	<b>R<sub>DS(on)</sub> max</b>	<b>Q<sub>g(typ.)</sub></b>
40V	3.4mΩ@V <sub>GS</sub> = 10V	42nC
	4.1mΩ@V <sub>GS</sub> = 4.5V	



DirectFET™ ISOMETRIC

Applicable DirectFET Outline and Substrate Outline (see p.8,9 for details)

SQ	SX	ST		MQ	MX	<b>MT</b>			
----	----	----	--	----	----	-----------	--	--	--

### Description

The IRF6613 combines the latest HEXFET® Power MOSFET Silicon technology with the advanced DirectFET™ packaging to achieve the lowest on-state resistance in a package that has the footprint of an SO-8 and only 0.7 mm profile. The DirectFET package is compatible with existing layout geometries used in power applications, PCB assembly equipment and vapor phase, infra-red or convection soldering techniques, when application note AN-1035 is followed regarding the manufacturing methods and processes. The DirectFET package allows dual sided cooling to maximize thermal transfer in power systems, IMPROVING previous best thermal resistance by 80%.

The IRF6613 balances both low resistance and low charge along with ultra low package inductance to reduce both conduction and switching losses. The reduced total losses make this product ideal for high efficiency DC-DC converters that power the latest generation of processors operating at higher frequencies. The IRF6613 has been optimized for parameters that are critical in synchronous buck converters including Rds(on), gate charge and CdV/dt-induced turn on immunity. The IRF6613 offers particularly low Rds(on) and high CdV/dt immunity for synchronous FET applications.

### Absolute Maximum Ratings

	Parameter	Max.	Units
V <sub>DS</sub>	Drain-to-Source Voltage	40	V
V <sub>GS</sub>	Gate-to-Source Voltage	±20	
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	150	
I <sub>D</sub> @ T <sub>A</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	23	A
I <sub>D</sub> @ T <sub>A</sub> = 70°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	18	
I <sub>DM</sub>	Pulsed Drain Current ①	180	
P <sub>D</sub> @ T <sub>C</sub> = 25°C	Power Dissipation	89	
P <sub>D</sub> @ T <sub>A</sub> = 25°C	Power Dissipation ⑤	2.8	
P <sub>D</sub> @ T <sub>A</sub> = 70°C	Power Dissipation ⑤	1.8	W
E <sub>AS</sub>	Single Pulse Avalanche Energy ②	200	mJ
I <sub>AR</sub>	Avalanche Current ①	18	A
	Linear Derating Factor ④	0.022	W/°C
T <sub>J</sub>	Operating Junction and		
T <sub>STG</sub>	Storage Temperature Range	-40 to + 150	°C

### Thermal Resistance

	Parameter	Typ.	Max.	Units
R <sub>θJA</sub>	Junction-to-Ambient ④⑧	—	45	°C/W
R <sub>θJA</sub>	Junction-to-Ambient ⑤⑧	12.5	—	
R <sub>θJA</sub>	Junction-to-Ambient ⑥⑧	20	—	
R <sub>θJC</sub>	Junction-to-Case ⑦⑧	—	1.4	
R <sub>θJ-PCB</sub>	Junction-to-PCB Mounted	1.0	—	

Notes ① through ⑧ are on page 2

Static @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)


	Parameter	Min.	Typ.	Max.	Units	Conditions
$\text{BV}_{\text{DSS}}$	Drain-to-Source Breakdown Voltage	40	—	—	V	$V_{\text{GS}} = 0\text{V}$ , $I_D = 250\mu\text{A}$
$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	38	—	mV/ $^\circ\text{C}$	Reference to $25^\circ\text{C}$ , $I_D = 1\text{mA}$
$R_{\text{DS(on)}}$	Static Drain-to-Source On-Resistance	—	2.6	3.4	$\text{m}\Omega$	$V_{\text{GS}} = 10\text{V}$ , $I_D = 23\text{A}$ ③
		—	3.1	4.1		$V_{\text{GS}} = 4.5\text{V}$ , $I_D = 18\text{A}$ ③
$V_{\text{GS(th)}}$	Gate Threshold Voltage	1.35	—	2.25	V	$V_{\text{DS}} = V_{\text{GS}}$ , $I_D = 250\mu\text{A}$
$\Delta V_{\text{GS(th)}}/\Delta T_J$	Gate Threshold Voltage Coefficient	—	-5.8	—	mV/ $^\circ\text{C}$	
$I_{\text{DSS}}$	Drain-to-Source Leakage Current	—	—	1.0	$\mu\text{A}$	$V_{\text{DS}} = 32\text{V}$ , $V_{\text{GS}} = 0\text{V}$
		—	—	150		$V_{\text{DS}} = 32\text{V}$ , $V_{\text{GS}} = 0\text{V}$ , $T_J = 125^\circ\text{C}$
$I_{\text{GSS}}$	Gate-to-Source Forward Leakage	—	—	100	$\text{nA}$	$V_{\text{GS}} = 20\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{\text{GS}} = -20\text{V}$
$g_{\text{fs}}$	Forward Transconductance	93	—	—	S	$V_{\text{DS}} = 15\text{V}$ , $I_D = 18\text{A}$
$Q_g$	Total Gate Charge	—	42	63	nC	$V_{\text{DS}} = 20\text{V}$ $V_{\text{GS}} = 4.5\text{V}$ $I_D = 18\text{A}$ See Fig. 6 and 16
$Q_{\text{gs}1}$	Pre-V <sub>th</sub> Gate-to-Source Charge	—	11.5	—		
$Q_{\text{gs}2}$	Post-V <sub>th</sub> Gate-to-Source Charge	—	3.3	—		
$Q_{\text{gd}}$	Gate-to-Drain Charge	—	12.6	—		
$Q_{\text{godr}}$	Gate Charge Overdrive	—	14.6	—		
$Q_{\text{sw}}$	Switch Charge ( $Q_{\text{gs}2} + Q_{\text{gd}}$ )	—	15.9	—	ns	$V_{\text{DS}} = 16\text{V}$ , $V_{\text{GS}} = 0\text{V}$ $V_{\text{DD}} = 16\text{V}$ , $V_{\text{GS}} = 4.5\text{V}$ ③ $I_D = 18\text{A}$ Clamped Inductive Load
$Q_{\text{oss}}$	Output Charge	—	22	—		
$t_{\text{d(on)}}$	Turn-On Delay Time	—	18	—		
$t_r$	Rise Time	—	47	—		
$t_{\text{d(off)}}$	Turn-Off Delay Time	—	27	—	pF	$V_{\text{GS}} = 0\text{V}$ $V_{\text{DS}} = 15\text{V}$ $f = 1.0\text{MHz}$
$t_f$	Fall Time	—	4.9	—		
$C_{\text{iss}}$	Input Capacitance	—	5950	—		
$C_{\text{oss}}$	Output Capacitance	—	990	—	nC	$\text{di}/\text{dt} = 100\text{A}/\mu\text{s}$ ③
$C_{\text{rss}}$	Reverse Transfer Capacitance	—	460	—		

## Diode Characteristics


	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_S$	Continuous Source Current (Body Diode)	—	—	3.5	A	MOSFET symbol showing the integral reverse p-n junction diode.
$I_{\text{SM}}$	Pulsed Source Current (Body Diode) ①	—	—	180		
$V_{\text{SD}}$	Diode Forward Voltage	—	—	1.0	V	$T_J = 25^\circ\text{C}$ , $I_S = 18\text{A}$ , $V_{\text{GS}} = 0\text{V}$ ③
$t_{\text{rr}}$	Reverse Recovery Time	—	38	57	ns	$T_J = 25^\circ\text{C}$ , $I_F = 18\text{A}$
$Q_{\text{rr}}$	Reverse Recovery Charge	—	42	63	nC	$\text{di}/\text{dt} = 100\text{A}/\mu\text{s}$ ③

## Notes:


- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting  $T_J = 25^\circ\text{C}$ ,  $L = 1.2\text{mH}$ ,  $R_G = 25\Omega$ ,  $I_{AS} = 18\text{A}$ .
- ③ Pulse width  $\leq 400\mu\text{s}$ ; duty cycle  $\leq 2\%$ .
- ④ Surface mounted on 1 in. square Cu board.
- ⑤ Used double sided cooling, mounting pad.
- ⑥ Mounted on minimum footprint full size board with metalized back and with small clip heatsink.
- ⑦  $T_C$  measured with thermal couple mounted to top (Drain) of part.
- ⑧  $R_\theta$  is measured at  $T_J$  of approximately  $90^\circ\text{C}$ .




**Fig 1.** Typical Output Characteristics




**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics



**Fig 4.** Normalized On-Resistance vs. Temperature



**Fig 5.** Typical Capacitance vs.Drain-to-Source Voltage  
[www.irf.com](http://www.irf.com)



**Fig 6.** Typical Gate Charge vs.Gate-to-Source Voltage

# IRF6613

International  
Rectifier




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current vs. Case Temperature




Fig 10. Threshold Voltage vs. Temperature







Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient




**Fig 12.** On-Resistance Vs. Gate Voltage




**Fig 13a.** Unclamped Inductive Test Circuit




**Fig 13b.** Unclamped Inductive Waveforms




**Fig 15.** Gate Charge Test Circuit




**Fig 13c.** Maximum Avalanche Energy Vs. Drain Current




**Fig 14a.** Switching Time Test Circuit



**Fig 14b.** Switching Time Waveforms




**Fig 16.** Gate Charge Waveform



**Fig 17.** Diode Reverse Recovery Test Circuit for N-Channel HEXFET® Power MOSFETs


### DirectFET™ Substrate and PCB Layout, MT Outline (Medium Size Can, T-Designation).

Please see DirectFET application note AN-1035 for all details regarding the assembly of DirectFET. This includes all recommendations for stencil and substrate designs.




## DirectFET™ Outline Dimension, MT Outline (Medium Size Can, T-Designation).

Please see DirectFET application note AN-1035 for all details regarding the assembly of DirectFET.  
This includes all recommendations for stencil and substrate designs.




## DirectFET™ Part Marking



# IRF6613

DirectFET™ Tape & Reel Dimension (Showing component orientation).


International  
**IR** Rectifier



NOTE: Controlling dimensions in mm  
Std reel quantity is 4800 parts. (ordered as IRF6613). For 1000 parts on 7" reel,  
order IRF6613TR1

REEL DIMENSIONS								
	STANDARD OPTION (QTY 4800)				TR1 OPTION (QTY 1000)			
CODE	METRIC		IMPERIAL		METRIC		IMPERIAL	
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
A	330.0	N.C.	12.992	N.C.	177.77	N.C.	6.9	N.C.
B	20.2	N.C.	0.795	N.C.	19.06	N.C.	0.75	N.C.
C	12.8	13.2	0.504	0.520	13.5	12.8	0.53	0.50
D	1.5	N.C.	0.059	N.C.	1.5	N.C.	0.059	N.C.
E	100.0	N.C.	3.937	N.C.	58.72	N.C.	2.31	N.C.
F	N.C.	18.4	N.C.	0.724	N.C.	13.50	N.C.	0.53
G	12.4	14.4	0.488	0.567	11.9	12.01	0.47	N.C.
H	11.9	15.4	0.469	0.606	11.9	12.01	0.47	N.C.

LOADED TAPE FEED DIRECTION



NOTE: CONTROLLING  
DIMENSIONS IN MM

DIMENSIONS				
	METRIC	IMPERIAL		
CODE	MIN	MAX	MIN	MAX
A	7.90	8.10	0.311	0.319
B	3.90	4.10	0.154	0.161
C	11.90	12.30	0.469	0.484
D	5.45	5.55	0.215	0.219
E	5.10	5.30	0.201	0.209
F	6.50	6.70	0.256	0.264
G	1.50	N.C.	0.059	N.C.
H	1.50	1.60	0.059	0.063

Data and specifications subject to change without notice.  
This product has been designed and qualified for the Consumer market.  
Qualification Standards can be found on IR's Web site.

International  
**IR** Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105  
TAC Fax: (310) 252-7903

Visit us at [www.irf.com](http://www.irf.com) for sales contact information.8/04

[www.irf.com](http://www.irf.com)