


Power MOSFET

PRODUCT SUMMARY	
V _{DS} (V)	600
R _{D(on)} (Ω)	V _{GS} = 10 V 0.175
Q _G (Max.) (nC)	220
Q _{gs} (nC)	67
Q _{gd} (nC)	96
Configuration	Single



N-Channel MOSFET

FEATURES

- Super Fast Body Diode Eliminates the Need for External Diodes in ZVS Applications
- Lower Gate Charge Results in Simpler Drive Requirements
- Enhances dV/dt Capabilities Offer Improved Ruggedness
- Higher Gate Voltage Threshold Offer Improved Noise Immunity
- Lead (Pb)-free Available



RoHS*
COMPLIANT

APPLICATIONS

- Zero Voltage Switching SMPS
- Telecom and Server Power Supplies
- Uninterruptible Power Supplies
- Motor Control Applications

ORDERING INFORMATION	
Package	SUPER-247™
Lead (Pb)-free	IRFPS29N60LPbF SiHFPS29N60L-E3
SnPb	IRFPS29N60L SiHFPS29N60L

ABSOLUTE MAXIMUM RATINGS T _C = 25 °C, unless otherwise noted				
PARAMETER		SYMBOL	LIMIT	UNIT
Drain-Source Voltage		V _{DS}	600	
Gate-Source Voltage		V _{GS}	± 30	V
Continuous Drain Current	V _{GS} at 10 V	T _C = 25 °C	29	
		T _C = 100 °C	18	A
Pulsed Drain Current ^a		I _{DM}	110	
Linear Derating Factor			3.8	W/°C
Single Pulse Avalanche Energy ^b		E _{AS}	570	mJ
Repetitive Avalanche Current ^a		I _{AR}	29	A
Repetitive Avalanche Energy ^a		E _{AR}	48	mJ
Maximum Power Dissipation	T _C = 25 °C	P _D	480	W
Peak Diode Recovery dV/dt ^c		dV/dt	15	V/ns
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to + 150	°C
Soldering Recommendations (Peak Temperature)	for 10 s		300 ^d	
Mounting Torque	6-32 or M3 screw		10	lbf · in
			1.1	N · m

Notes

- Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- Starting T_J = 25 °C, L = 1.5 mH, R_G = 25 Ω, I_{AS} = 29 A (see fig.12a).
- I_{SD} ≤ 29 A, dI/dt ≤ 830 A/μs, V_{DD} ≤ V_{DS}, T_J ≤ 150 °C.
- 1.6 mm from case.

* Pb containing terminations are not RoHS compliant, exemptions may apply

THERMAL RESISTANCE RATINGS

PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient ^a	R _{thJA}	-	40	°C/W
Case-to-Sink, Flat, Greased Surface	R _{thCS}	0.24	-	
Maximum Junction-to-Case (Drain) ^a	R _{thJC}	-	0.26	

Notea. R_{th} is measured at T_J approximately 90 °C.**SPECIFICATIONS** T_J = 25 °C, unless otherwise noted





PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static							
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} = 0 V, I _D = 250 μA		600	-	-	V
V _{DS} Temperature Coefficient	ΔV _{DS} /T _J	Reference to 25 °C, I _D = 1 mA		-	0.53	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250 μA		3.0	-	5.0	V
Gate-Source Leakage	I _{GSS}	V _{GS} = ± 30 V		-	-	± 100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 600 V, V _{GS} = 0 V		-	-	50	μA
		V _{DS} = 480 V, V _{GS} = 0 V, T _J = 125 °C		-	-	2.0	mA
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 17 A ^b	-	0.175	0.21	Ω
Forward Transconductance	g _{fs}	V _{DS} = 50 V, I _D = 17 A ^b		15	-	-	S
Dynamic							
Input Capacitance	C _{iss}	V _{GS} = 0 V, V _{DS} = 25 V, f = 1.0 MHz, see fig. 5 ^b		-	6160	-	pF
Output Capacitance	C _{oss}			-	530	-	
Reverse Transfer Capacitance	C _{rss}			-	44	-	
Effective Output Capacitance	C _{oss} eff.	V _{DS} = 0 V to 480 V ^c		-	250	-	nC
Effective Output Capacitance (Energy Related)	C _{oss} eff. (ER)			-	190	-	
Total Gate Charge	Q _g	V _{GS} = 10 V	I _D = 29 A, V _{DS} = 480 V, see fig. 7 and 15 ^b	-	-	220	nC
Gate-Source Charge	Q _{gs}			-	-	67	
Gate-Drain Charge	Q _{gd}			-	-	96	
Internal Gate Resistance	R _G	f = 1 MHz, open drain		-	0.86	-	Ω
Turn-On Delay Time	t _{d(on)}	V _{DD} = 300 V, I _D = 29 A, R _G = 4.3 Ω, V _{GS} = 10 V, see fig. 11a and 11b ^b		-	34	-	ns
Rise Time	t _r			-	100	-	
Turn-Off Delay Time	t _{d(off)}			-	66	-	
Fall Time	t _f			-	54	-	

Drain-Source Body Diode Characteristics

Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	29	A
Pulsed Diode Forward Current ^a	I _{SM}			-	-	110	
Body Diode Voltage	V _{SD}	T _J = 25 °C, I _S = 29 A, V _{GS} = 0 V ^b		-	-	1.5	V
Body Diode Reverse Recovery Time	t _{rr}	T _J = 25 °C, I _F = 29 A T _J = 125 °C, dI/dt = 100 A/μs ^b		-	130	190	ns
				-	240	360	
				-	630	950	
Body Diode Reverse Recovery Charge	Q _{rr}			-	1820	2720	μC
Body Diode Recovery Current	I _{RRM}	T _J = 25 °C		-	9.4	14	A
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L _S and L _D)					

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
b. Pulse width ≤ 300 μs; duty cycle ≤ 2 %.
c. C_{oss} eff. is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80 % V_{DS}. C_{oss} eff. (ER) is a fixed capacitance that stores the same energy as C_{oss} while V_{DS} is rising from 0 to 80 % V_{DS}.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted

Fig. 1 - Typical Output Characteristics

Fig. 3 - Typical Transfer Characteristics

Fig. 2 - Typical Output Characteristics

Fig. 4 - Normalized On-Resistance vs. Temperature

IRFPS29N60L, SiHFPS29N60L

Vishay Siliconix




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 6 - Typical Output Capacitance Stored Energy vs. V_{DS}




Fig. 8 - Typical Source-Drain Diode Forward Voltage




Fig. 9 - Maximum Safe Operating Area




Fig. 10 - Maximum Drain Current vs. Case Temperature




Fig. 11a - Switching Time Test Circuit




Fig. 11b - Switching Time Waveforms




Fig. 12 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 13 - Threshold Voltage vs. Temperature




Fig. 14a - Maximum Avalanche Energy vs. Drain Current




Fig. 14b - Unclamped Inductive Test Circuit




Fig. 14c - Unclamped Inductive Waveforms




Fig. 15a - Gate Charge Test Circuit






Fig. 15b - Basic Gate Charge Waveform

Peak Diode Recovery dV/dt Test Circuit



* $V_{GS} = 5 \text{ V}$ for logic level devices

Fig. 16 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?91255>.



Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.