International

Applications

- High Frequency Synchronous Buck
 Converters for Computer Processor Power
- High Frequency Isolated DC-DC Converters with Synchronous Rectification for Telecom and Industrial Use

Benefits

- Very Low $R_{DS}(on)$ at 4.5V V_{GS}
- Ultra-Low Gate Impedance
- Fully Characterized Avalanche Voltage and Current

PD - 94650A IRLR3715Z IRLU3715Z HEXFET® Power MOSFET

| V _{DSS} | R _{DS(on)} max | Qg |
|------------------|-------------------------|-------|
| 20V | $11 m\Omega$ | 7.2nC |



IRLR3715Z

IRLU3715Z

Absolute Maximum Ratings

| | Parameter | Max. | Units | |
|--|---|-----------------------|-------|--|
| V _{DS} | Drain-to-Source Voltage | 20 | V | |
| V _{GS} | Gate-to-Source Voltage | ± 20 | | |
| I _D @ T _C = 25°C | Continuous Drain Current, V _{GS} @ 10V | 49④ | А | |
| _D @ T _C = 100°C | Continuous Drain Current, V _{GS} @ 10V | 35@ | | |
| ОМ | Pulsed Drain Current ① | 200 | | |
| $P_{D} @ T_{C} = 25^{\circ}C$ | Maximum Power Dissipation | 40 | W | |
| $P_{D} @ T_{C} = 100^{\circ}C$ | Maximum Power Dissipation | 20 | | |
| | Linear Derating Factor | 0.27 | W/°C | |
| ТJ | Operating Junction and | -55 to + 175 | °C | |
| Г _{STG} | Storage Temperature Range | | | |
| | Soldering Temperature, for 10 seconds | 300 (1.6mm from case) | | |

Thermal Resistance

| | Parameter | Тур. | Max. | Units |
|---------------------|--|------|------|-------|
| R_{\thetaJC} | Junction-to-Case | | 3.75 | °C/W |
| $R_{	ext{	heta}JA}$ | Junction-to-Ambient (PCB Mount) ^⑤ | | 50 | |
| $R_{	ext{	heta}JA}$ | Junction-to-Ambient | | 110 | |

Notes ① through ⑤ are on page 11

International **TOR** Rectifier

Static @ T_J = 25°C (unless otherwise specified)

| | Parameter | Min. | Тур. | Max. | Units | Conditions |
|----------------------------------|---|------|------|------|-------|---|
| BV _{DSS} | Drain-to-Source Breakdown Voltage | 20 | | | V | $V_{GS} = 0V, I_D = 250 \mu A$ |
| $\Delta BV_{DSS}/\Delta T_{J}$ | Breakdown Voltage Temp. Coefficient | | 13 | | mV/°C | Reference to 25°C, $I_D = 1mA$ |
| R _{DS(on)} | Static Drain-to-Source On-Resistance | | 8.8 | 11 | mΩ | V _{GS} = 10V, I _D = 15A ③ |
| | | | 12.4 | 15.5 | 1 | V _{GS} = 4.5V, I _D = 12A ③ |
| V _{GS(th)} | Gate Threshold Voltage | 1.65 | 2.1 | 2.55 | V | $V_{DS} = V_{GS}, I_D = 250 \mu A$ |
| $\Delta V_{GS(th)} / \Delta T_J$ | Gate Threshold Voltage Coefficient | - | -4.8 | | mV/°C | |
| I _{DSS} | Drain-to-Source Leakage Current | - | | 1.0 | μA | $V_{DS} = 16V, V_{GS} = 0V$ |
| | | | | 150 | | $V_{DS} = 16V, V_{GS} = 0V, T_{J} = 125^{\circ}C$ |
| I _{GSS} | Gate-to-Source Forward Leakage | | | 100 | nA | V _{GS} = 20V |
| | Gate-to-Source Reverse Leakage | - | | -100 | | V _{GS} = -20V |
| gfs | Forward Transconductance | 33 | | | S | $V_{DS} = 10V, I_D = 12A$ |
| Q _g | Total Gate Charge | | 7.2 | 11 | | |
| Q _{gs1} | Pre-Vth Gate-to-Source Charge | | 2.3 | | | V _{DS} = 10V |
| Q _{gs2} | Post-Vth Gate-to-Source Charge | | 0.90 | | nC | $V_{GS} = 4.5V$ |
| Q _{gd} | Gate-to-Drain Charge | - | 2.6 | | | I _D = 12A |
| Q _{godr} | Gate Charge Overdrive | | 1.4 | | 1 | See Fig. 16 |
| Q _{sw} | Switch Charge (Q _{gs2} + Q _{gd}) | | 3.5 | | | |
| Q _{oss} | Output Charge | | 3.8 | | nC | $V_{DS} = 10V, V_{GS} = 0V$ |
| t _{d(on)} | Turn-On Delay Time | | 7.8 | | | V _{DD} = 10V, V _{GS} = 4.5V ③ |
| t _r | Rise Time | | 13 | | 1 | I _D = 12A |
| t _{d(off)} | Turn-Off Delay Time | | 10 | | ns | Clamped Inductive Load |
| t _f | Fall Time | | 4.3 | | 1 | |
| C _{iss} | Input Capacitance | | 810 | | | V _{GS} = 0V |
| C _{oss} | Output Capacitance | | 270 | | pF | V _{DS} = 10V |
| C _{rss} | Reverse Transfer Capacitance | | 150 | | 1 | f = 1.0MHz |

Avalanche Characteristics

| | Parameter | Тур. | Max. | Units |
|-----------------|--|------|------|-------|
| E _{AS} | Single Pulse Avalanche Energy [®] | | 19 | mJ |
| I _{AR} | Avalanche Current 0 | | 12 | А |
| E _{AR} | Repetitive Avalanche Energy ① | | 4.0 | mJ |

Diode Characteristics

| | Parameter | Min. | Тур. | Max. | Units | Conditions |
|-----------------|---------------------------|--|------|------|-------|---|
| ls | Continuous Source Current | | | 49④ | | MOSFET symbol |
| | (Body Diode) | | | | А | showing the |
| I _{SM} | Pulsed Source Current | | | 200 | | integral reverse |
| | (Body Diode) ① | | | | | p-n junction diode. |
| V _{SD} | Diode Forward Voltage | | | 1.0 | V | T_J = 25°C, I_S = 12A, V_{GS} = 0V ⁽³⁾ |
| t _{rr} | Reverse Recovery Time | | 11 | 17 | ns | $T_J = 25^{\circ}C, I_F = 12A, V_{DD} = 10V$ |
| Q _{rr} | Reverse Recovery Charge | | 3.5 | 5.3 | nC | di/dt = 100A/µs ③ |
| t _{on} | Forward Turn-On Time | On Time Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD) | | | | |
| 2 | | • | | | | www.irf.com |

International **TOR** Rectifier











Fig 3. Typical Transfer Characteristics





International **TOR** Rectifier



Forward Voltage

International





Fig 10. Threshold Voltage vs. Temperature



Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

International



Fig 12a. Unclamped Inductive Test Circuit



Fig 12b. Unclamped Inductive Waveforms



Fig 13. Gate Charge Test Circuit



Fig 12c. Maximum Avalanche Energy vs. Drain Current



Fig 14a. Switching Time Test Circuit



Fig 14b. Switching Time Waveforms www.irf.com

International



Fig 15. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET[®] Power MOSFETs



Fig 16. Gate Charge Waveform

Power MOSFET Selection for Non-Isolated DC/DC Converters

Control FET

Special attention has been given to the power losses in the switching elements of the circuit - Q1 and Q2. Power losses in the high side switch Q1, also called the Control FET, are impacted by the $R_{ds(on)}$ of the MOSFET, but these conduction losses are only about one half of the total losses.

Power losses in the control switch Q1 are given by;

$$\boldsymbol{P}_{\textit{loss}} = \boldsymbol{P}_{\textit{conduction}} + \boldsymbol{P}_{\textit{switching}} + \boldsymbol{P}_{\textit{drive}} + \boldsymbol{P}_{\textit{output}}$$

This can be expanded and approximated by;

$$P_{loss} = \left(I_{rms}^{2} \times R_{ds(on)}\right) + \left(I \times \frac{Q_{gd}}{i_{g}} \times V_{in} \times f\right) + \left(I \times \frac{Q_{gs2}}{i_{g}} \times V_{in} \times f\right) + \left(Q_{g} \times V_{g} \times f\right) + \left(\frac{Q_{oss}}{2} \times V_{in} \times f\right)$$

This simplified loss equation includes the terms Q_{gs2} and Q_{oss} which are new to Power MOSFET data sheets.

 Q_{gs2} is a sub element of traditional gate-source charge that is included in all MOSFET data sheets. The importance of splitting this gate-source charge into two sub elements, Q_{gs1} and Q_{gs2} , can be seen from Fig 16.

 Q_{gs2} indicates the charge that must be supplied by the gate driver between the time that the threshold voltage has been reached and the time the drain current rises to I_{dmax} at which time the drain voltage begins to change. Minimizing Q_{gs2} is a critical factor in reducing switching losses in Q1.

 $\rm Q_{oss}$ is the charge that must be supplied to the output capacitance of the MOSFET during every switching cycle. Figure A shows how $\rm Q_{oss}$ is formed by the parallel combination of the voltage dependant (nonlinear) capacitance's $\rm C_{ds}$ and $\rm C_{dg}$ when multiplied by the power supply input buss voltage.

Synchronous FET

The power loss equation for Q2 is approximated by;

$$P_{loss} = P_{conduction} + P_{drive} + P_{output}^{*}$$

$$P_{loss} = \left(I_{rms}^{2} \times R_{ds(on)}\right)$$

$$+ \left(Q_{g} \times V_{g} \times f\right)$$

$$+ \left(\frac{Q_{oss}}{2} \times V_{in} \times f\right) + \left(Q_{rr} \times V_{in} \times f\right)$$

*dissipated primarily in Q1.

For the synchronous MOSFET Q2, $R_{ds(on)}$ is an important characteristic; however, once again the importance of gate charge must not be overlooked since it impacts three critical areas. Under light load the MOSFET must still be turned on and off by the control IC so the gate drive losses become much more significant. Secondly, the output charge Q_{oss} and reverse recovery charge Q_{rr} both generate losses that are transfered to Q1 and increase the dissipation in that device. Thirdly, gate charge will impact the MOSFETs' susceptibility to Cdv/dt turn on.

The drain of Q2 is connected to the switching node of the converter and therefore sees transitions between ground and V_{in}. As Q1 turns on and off there is a rate of change of drain voltage dV/dt which is capacitively coupled to the gate of Q2 and can induce a voltage spike on the gate that is sufficient to turn the MOSFET on, resulting in shoot-through current . The ratio of Q_{gd}/Q_{gs1} must be minimized to reduce the potential for Cdv/dt turn on.



Figure A: Q_{oss} Characteristic

International

D-Pak (TO-252AA) Package Outline

Dimensions are shown in millimeters (inches)



D-Pak (TO-252AA) Part Marking Information

Notes: This part marking information applies to devices produced before 02/26/2001

EXAMPLE: THIS IS AN IRFR120 WITH ASSEMBLY LOT CODE 9U1P



Notes: This part marking information applies to devices produced after 02/26/2001



IRLR/U3715Z I-Pak (TO-251AA) Package Outline

International **tor** Rectifier

Dimensions are shown in millimeters (inches)



I-Pak (TO-251AA) Part Marking Information

Notes: This part marking information applies to devices produced before 02/26/2001



Notes: This part marking information applies to devices produced after 02/26/2001



International **TOR** Rectifier

D-Pak (TO-252AA) Tape & Reel Information

Dimensions are shown in millimeters (inches)



NOTES ·

1. CONTROLLING DIMENSION : MILLIMETER.

2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES). 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



1. OUTLINE CONFORMS TO EIA-481.

Notes:

① Repetitive rating; pulse width limited by max. junction temperature.

- ② Starting $T_J = 25^{\circ}C$, L = 0.27 mH, $R_G = 25\Omega$, $I_{AS} = 12A.$
- ③ Pulse width \leq 400µs; duty cycle \leq 2%.
- ④ Calculated continuous current based on maximum allowable junction temperature. Package limitation current is 30A.
- ⑤ When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.

Data and specifications subject to change without notice. This product has been designed and gualified for the Industrial market. Qualification Standards can be found on IR's Web site.

> International **ICR** Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903 Visit us at www.irf.com for sales contact information. 04/03 www.irf.com 11

Note: For the most current drawings please refer to the IR website at: <u>http://www.irf.com/package/</u>