


### HEXFET® Power MOSFET

- Advanced Process Technology
- Ultra Low On-Resistance
- Dual N-Channel MOSFET
- Surface Mount
- Available in Tape & Reel
- Dynamic dv/dt Rating
- Fast Switching




$V_{DSS} = 50V$
$R_{DS(on)} = 0.30\Omega$
$I_D = 2.0A$

### Description

Fourth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve the lowest possible on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient device for use in a wide variety of applications.

The SO-8 has been modified through a customized leadframe for enhanced thermal characteristics and dual-die capability making it ideal in a variety of power applications. With these improvements, multiple devices can be used in an application with dramatically reduced board space. The package is designed for vapor phase, infra red, or wave soldering techniques. Power dissipation of greater than 0.80W is possible in a typical PCB mount application.



### Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10 V$	2.0	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	1.3	
$I_{DM}$	Pulsed Drain Current ①	8.0	
$P_D @ T_C = 25^\circ C$	Power Dissipation	2.0	W
$P_D @ T_A = 25^\circ C$	Power Dissipation (PCB Mount)**	1.4	
$V_{GS}$	Linear Derating Factor	0.016	W/ $^{\circ}C$
	Linear Derating Factor (PCB Mount)**	0.011	
$dv/dt$	Gate-to-Source Voltage	$\pm 20$	V
$T_J, T_{STG}$	Peak Diode Recovery $dv/dt$ ③	3.0	V/ns
$T_J, T_{STG}$	Junction and Storage Temperature Range	-55 to +150	$^{\circ}C$
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	

### Thermal Resistance

	Parameter	Min.	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-PCB	—	—	62	$^{\circ}C/W$
$R_{\theta JA}$	Junction-to-Ambient (PCB mount)**	—	—	90	

\*\* When mounted on 1" square PCB (FR-4 or G-10 Material).

For recommended footprint and soldering techniques refer to application note #AN-994.

# IRF7102



## Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	50	—	—	V	$V_{\text{GS}}=0\text{V}$ , $I_D=250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	—	0.053	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}$ , $I_D=1\text{mA}$
$R_{\text{DS(on)}}$	Static Drain-to-Source On-Resistance	—	—	0.30	$\Omega$	$V_{\text{GS}}=10\text{V}$ , $I_D=1.5\text{A}$ ④
		—	—	0.50	$\Omega$	$V_{\text{GS}}=5.0\text{V}$ , $I_D=0.60\text{A}$ ④
$V_{\text{GS(th)}}$	Gate Threshold Voltage	1.5	—	3.0	V	$V_{\text{DS}}=V_{\text{GS}}$ , $I_D=250\mu\text{A}$
$g_{\text{fs}}$	Forward Transconductance	1.0	—	—	S	$V_{\text{DS}}=25\text{V}$ , $I_D=1.5\text{A}$ ④
$I_{\text{DSs}}$	Drain-to-Source Leakage Current	—	—	2.0	$\mu\text{A}$	$V_{\text{DS}}=50\text{V}$ , $V_{\text{GS}}=0\text{V}$
		—	—	250	$\mu\text{A}$	$V_{\text{DS}}=40\text{V}$ , $V_{\text{GS}}=0\text{V}$ , $T_J=125^\circ\text{C}$
$I_{\text{GSS}}$	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{\text{GS}}=20\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100	nA	$V_{\text{GS}}=-20\text{V}$
$Q_g$	Total Gate Charge	—	—	6.6	nC	$I_D=1.3\text{A}$
$Q_{\text{gs}}$	Gate-to-Source Charge	—	—	1.3	nC	$V_{\text{DS}}=40\text{V}$
$Q_{\text{gd}}$	Gate-to-Drain ("Miller") Charge	—	—	2.0	nC	$V_{\text{GS}}=10\text{V}$ See Fig. 6 and 12 ④
$t_{\text{d(on)}}$	Turn-On Delay Time	—	5.4	—		$V_{\text{DD}}=30\text{V}$
$t_r$	Rise Time	—	5.6	—		$I_D=0.60\text{A}$
$t_{\text{d(off)}}$	Turn-Off Delay Time	—	32	—		$R_G=25\Omega$
$t_f$	Fall Time	—	19	—		$R_D=50\Omega$ See Figure 10 ④
$L_D$	Internal Drain Inductance	—	4.0	—	nH	Between lead, 6 mm (0.25in.) from package and center of die contact
$L_S$	Internal Source Inductance	—	6.0	—	nH	
$C_{\text{iss}}$	Input Capacitance	—	120	—	pF	$V_{\text{GS}}=0\text{V}$
$C_{\text{oss}}$	Output Capacitance	—	63	—	pF	$V_{\text{DS}}=25\text{V}$
$C_{\text{rss}}$	Reverse Transfer Capacitance	—	12	—	pF	$f=1.0\text{MHz}$ See Figure 5

## Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
$I_S$	Continuous Source Current (Body Diode)	—	—	1.8	A	MOSFET symbol showing the integral reverse p-n junction diode.
$I_{SM}$	Pulsed Source Current (Body Diode) ①	—	—	8.0	A	
$V_{SD}$	Diode Forward Voltage	—	—	1.4	V	$T_J=25^\circ\text{C}$ , $I_S=1.8\text{A}$ , $V_{\text{GS}}=0\text{V}$ ④
$t_{rr}$	Reverse Recovery Time	—	38	57	ns	$T_J=25^\circ\text{C}$ , $I_F=1.8\text{A}$
$Q_{rr}$	Reverse Recovery Charge	—	50	80	nC	$dI/dt=100\text{A}/\mu\text{s}$ ④
$t_{on}$	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S+L_D$ )				


### Notes:

① Repetitive rating; pulse width limited by max. junction temperature (See Figure 11)


③  $I_{SD} \leq 2.0\text{A}$ ,  $dI/dt \leq 90\text{A}/\mu\text{s}$ ,  $V_{DD} \leq V_{(\text{BR})\text{DSS}}$ ,  $T_J \leq 150^\circ\text{C}$

② Not Applicable


④ Pulse width  $\leq 300\ \mu\text{s}$ ; duty cycle  $\leq 2\%$ .




**Fig 1.** Typical Output Characteristics,  
 $T_c = 25^\circ\text{C}$




**Fig 2.** Typical Output Characteristics,  
 $T_c = 150^\circ\text{C}$




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance  
Vs. Temperature




**Fig 5.** Typical Capacitance Vs.  
Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge Vs.  
Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode  
Forward Voltage




**Fig 8.** Maximum Safe Operating Area




**Fig 9.** Maximum Drain Current Vs.  
Case Temperature




**Fig 10a.** Switching Time Test Circuit




**Fig 10b.** Switching Time Waveforms



**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case



**Fig 12a.** Basic Gate Charge Waveform



**Fig 12b.** Gate Charge Test Circuit

Refer to the Appendix Section for the following:

**Appendix A:** Figure 14, Peak Diode Recovery  $dv/dt$  Test Circuit – See page 327

**Appendix B:** Package Outline Mechanical Drawing – See page 332

**Appendix C:** Part Marking Information – See page 332

**Appendix D:** Tape & Reel Information – See page 336

**International  
Rectifier**

■ 4855452 0026479 583 ■