


- Advanced Process Technology
- Ultra Low On-Resistance
- Dual N and P Channel MOSFET
- Surface Mount
- Available in Tape & Reel
- 150°C Operating Temperature
- Lead-Free

Description

These HEXFET® Power MOSFET's in a Dual SO-8 package utilize the latest processing techniques to achieve extremely low on-resistance per silicon area. Additional features of these HEXFET Power MOSFET's are a 150°C junction operating temperature, fast switching speed and improved repetitive avalanche rating. These benefits combine to make this design an extremely efficient and reliable device for use in a wide variety of applications. The efficient SO-8 package provides enhanced thermal characteristics and dual MOSFET die capability making it ideal in a variety of power applications. This dual, surface mount SO-8 can dramatically reduce board space and is also available in Tape & Reel.

HEXFET® Power MOSFET		
	N-Ch	P-Ch
V_{DSS}	20V	-20V
$R_{DS(on)}$	0.050Ω	0.090Ω



Base Part Number	Package Type	Standard Pack		Orderable Part Number	EOL Notice
		Form	Quantity		
IRF7307QPbF	SO-8	Tube/Bulk	95	IRF7307QPbF	EOL 529
IRF7307QPbF	SO-8	Tape and Reel	4000	IRF7307QTRPbF	

Absolute Maximum Ratings

	Parameter	Max.		Units
		N-Channel	P-Channel	
$I_D @ T_A = 25^\circ C$	10 Sec. Pulse Drain Current, $V_{GS} @ 4.5V$	5.7	-4.7	A
$I_D @ T_A = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 4.5V$	5.2	-4.3	
$I_D @ T_A = 70^\circ C$	Continuous Drain Current, $V_{GS} @ 4.5V$	4.1	-3.4	
I_{DM}	Pulsed Drain Current ①	21	-17	
$P_D @ T_A = 25^\circ C$	Power Dissipation	2.0		W
	Linear Derating Factor	0.016		W/°C
V_{GS}	Gate-to-Source Voltage	± 12		V
dv/dt	Peak Diode Recovery dv/dt ②	5.0	-5.0	V/ns
T_J, T_{STG}	Junction and Storage Temperature Range	-55 to + 150		°C

Thermal Resistance Ratings

	Parameter	Typ.	Max.	Units
$R_{\theta JA}$	Maximum Junction-to-Ambient ④	—	62.5	°C/W

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter		Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	N-Ch	20	—	—	V	$V_{GS} = 0V, I_D = 250\mu\text{A}$
		P-Ch	-20	—	—		$V_{GS} = 0V, I_D = -250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	N-Ch	—	0.044	—	$^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 1\text{mA}$
		P-Ch	—	-0.012	—		Reference to $25^\circ\text{C}, I_D = -1\text{mA}$
$R_{DS(\text{ON})}$	Static Drain-to-Source On-Resistance	N-Ch	—	—	0.050	Ω	$V_{GS} = 4.5V, I_D = 2.6\text{A}$ ③
		N-Ch	—	—	0.070		$V_{GS} = 2.7V, I_D = 2.2\text{A}$ ③
		P-Ch	—	—	0.090		$V_{GS} = -4.5V, I_D = -2.2\text{A}$ ③
		P-Ch	—	—	0.140		$V_{GS} = -2.7V, I_D = -1.8\text{A}$ ③
$V_{GS(\text{th})}$	Gate Threshold Voltage	N-Ch	0.70	—	—	V	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$
		P-Ch	-0.70	—	—		$V_{DS} = V_{GS}, I_D = -250\mu\text{A}$
g_{fs}	Forward Transconductance	N-Ch	8.30	—	—	S	$V_{DS} = 15V, I_D = 2.6\text{A}$ ③
		P-Ch	4.00	—	—		$V_{DS} = -15V, I_D = -2.2\text{A}$ ③
I_{DSS}	Drain-to-Source Leakage Current	N-Ch	—	—	1.0	μA	$V_{DS} = 16V, V_{GS} = 0V$
		P-Ch	—	—	-1.0		$V_{DS} = -16V, V_{GS} = 0V$
		N-Ch	—	—	25		$V_{DS} = 16V, V_{GS} = 0V, T_J = 125^\circ\text{C}$
		P-Ch	—	—	-25		$V_{DS} = -16V, V_{GS} = 0V, T_J = 125^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	N-P	—	—	± 100		$V_{GS} = \pm 12V$
Q_g	Total Gate Charge	N-Ch	—	—	20	nC	N-Channel $I_D = 2.6\text{A}, V_{DS} = 16V, V_{GS} = 4.5V$
		P-Ch	—	—	22		③
Q_{gs}	Gate-to-Source Charge	N-Ch	—	—	2.2		P-Channel $I_D = -2.2\text{A}, V_{DS} = -16V, V_{GS} = -4.5V$
		P-Ch	—	—	3.3		
Q_{gd}	Gate-to-Drain ("Miller") Charge	N-Ch	—	—	8.0	ns	
		P-Ch	—	—	9.0		
$t_{d(on)}$	Turn-On Delay Time	N-Ch	—	9.0	—		N-Channel $V_{DD} = 10V, I_D = 2.6\text{A}, R_G = 6.0\Omega, R_D = 3.8\Omega$
t_r	Rise Time	N-Ch	—	42	—		③
		P-Ch	—	26	—		P-Channel $V_{DD} = -10V, I_D = -2.2\text{A}, R_G = 6.0\Omega, R_D = 4.5\Omega$
$t_{d(off)}$	Turn-Off Delay Time	N-Ch	—	32	—		
t_f	Fall Time	N-Ch	—	51	—		
		P-Ch	—	33	—		
L_D	Internal Drain Inductance	N-P	—	4.0	—	nH	Between lead tip and center of die contact
L_S	Internal Source Inductance	N-P	—	6.0	—		
C_{iss}	Input Capacitance	N-Ch	—	660	—		N-Channel $V_{GS} = 0V, V_{DS} = 15V, f = 1.0\text{MHz}$
		P-Ch	—	610	—		③
C_{oss}	Output Capacitance	N-Ch	—	280	—	pF	P-Channel $V_{GS} = 0V, V_{DS} = -15V, f = 1.0\text{MHz}$
		P-Ch	—	310	—		③
C_{rss}	Reverse Transfer Capacitance	N-Ch	—	140	—		
		P-Ch	—	170	—		

Source-Drain Ratings and Characteristics







	Parameter		Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)	N-Ch	—	—	2.5	A	
		P-Ch	—	—	-2.5		
I_{SM}	Pulsed Source Current (Body Diode) ①	N-Ch	—	—	21	A	
		P-Ch	—	—	-17		
V_{SD}	Diode Forward Voltage	N-Ch	—	—	1.0	V	$T_J = 25^\circ\text{C}, I_S = 1.8\text{A}, V_{GS} = 0V$ ③
		P-Ch	—	—	-1.0		$T_J = 25^\circ\text{C}, I_S = -1.8\text{A}, V_{GS} = 0V$ ③
t_{rr}	Reverse Recovery Time	N-Ch	—	29	44	ns	N-Channel $T_J = 25^\circ\text{C}, I_F = 2.6\text{A}, di/dt = 100\text{A}/\mu\text{s}$
		P-Ch	—	56	84		P-Channel $T_J = 25^\circ\text{C}, I_F = -2.2\text{A}, di/dt = 100\text{A}/\mu\text{s}$ ③
Q_{rr}	Reverse Recovery Charge	N-Ch	—	22	33	nC	
		P-Ch	—	71	110		
t_{on}	Forward Turn-On Time	N-P	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S + L_D$)				

Notes:

① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 23)

② N-Channel $I_{SD} \leq 2.6\text{A}$, $di/dt \leq 100\text{A}/\mu\text{s}$, $V_{DD} \leq V_{(\text{BR})\text{DSS}}$, $T_J \leq 150^\circ\text{C}$ P-Channel $I_{SD} \leq -2.2\text{A}$, $di/dt \leq 50\text{A}/\mu\text{s}$, $V_{DD} \leq V_{(\text{BR})\text{DSS}}$, $T_J \leq 150^\circ\text{C}$ ③ Pulse width $\leq 300\mu\text{s}$; duty cycle $\leq 2\%$.④ Surface mounted on FR-4 board, $t \leq 10\text{sec}$.

N-Channel

**Fig 1.** Typical Output Characteristics**Fig 2.** Typical Output Characteristics**Fig 3.** Typical Transfer Characteristics**Fig 4.** Normalized On-Resistance Vs. Temperature**Fig 5.** Typical Capacitance Vs. Drain-to-Source Voltage**Fig 6.** Typical Gate Charge Vs. Gate-to-Source Voltage

N-Channel




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Ambient Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11a. Gate Charge Test Circuit




Fig 11b. Basic Gate Charge Waveform




Fig 12. Typical Output Characteristics




Fig 13. Typical Output Characteristics




Fig 14. Typical Transfer Characteristics




Fig 15. Normalized On-Resistance Vs. Temperature




Fig 16. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 17. Typical Gate Charge Vs. Gate-to-Source Voltage


P-Channel


Fig 18. Typical Source-Drain Diode Forward Voltage




Fig 19. Maximum Safe Operating Area




Fig 20. Maximum Drain Current Vs. Ambient Temperature




Fig 21a. Switching Time Test Circuit




Fig 21b. Switching Time Waveforms




Fig 22a. Gate Charge Test Circuit




Fig 22b. Basic Gate Charge Waveform

N & P-Channel






Fig 23. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient

Peak Diode Recovery dv/dt Test Circuit



* Reverse Polarity for P-Channel

** Use P-Channel Driver for P-Channel Measurements





*** $V_{GS} = 5.0V$ for Logic Level and 3V Drive Devices


Fig 24. For N and P Channel HEXFETs

SO-8 Package Outline


Dimensions are shown in millimeters (inches)



DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.0532	.0688	1.35	1.75
A1	.0040	.0098	0.10	0.25
b	.013	.020	0.33	0.51
c	.0075	.0098	0.19	0.25
D	.189	.1968	4.80	5.00
E	.1497	.1574	3.80	4.00
e	.050 BASIC		1.27 BASIC	
e1	.025 BASIC		0.635 BASIC	
H	.2284	.2440	5.80	6.20
K	.0099	.0196	0.25	0.50
L	.016	.050	0.40	1.27
y	0°	8°	0°	8°




FOOTPRINT



SO-8 Part Marking

EXAMPLE: THIS IS AN IRF7101 (MOSFET)




Note:

- For an Automotive Qualified version of this part please see : <http://www.irf.com/product-info/auto/>
- For the most current drawing please refer to IR website at: <http://www.irf.com/package/>


SO-8 Tape and Reel

Dimensions are shown in millimeters (inches)



NOTES:

1. CONTROLLING DIMENSION : MILLIMETER.
2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS(INCHES).
3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES :

1. CONTROLLING DIMENSION : MILLIMETER.
2. OUTLINE CONFORMS TO EIA-481 & EIA-541.

Note: For the most current drawing please refer to IR website at: <http://www.irf.com/package/>



IRF7307QPbF

Qualification information[†]

Qualification level	Industrial (per JEDEC JESD47F ^{††} guidelines)	
Moisture Sensitivity Level	SO-8	MSL1 (per JEDEC J-STD-020D ^{††})
RoHS compliant	Yes	

[†] Qualification standards can be found at International Rectifier's web site: <http://www.irf.com/product-info/reliability>

^{††} Applicable version of JEDEC standard at the time of product release

Revision History

Date	Comment
9/3/2014	<ul style="list-style-type: none">• Updated data sheet based on corporate template.• Added Qual level on page 11.• Added ordering information and updated to reflect the End-Of-life (EOL) of the Tube option (EOL notice #529) on page1.

International
IR Rectifier

IR WORLD HEADQUARTERS: 101 N. Sepulveda Blvd., El Segundo, California 90245, USA
To contact International Rectifier, please visit <http://www.irf.com/whoto-call/>